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Abstract 
Aiming at a storage system of high-speed data acquisition, it is designed with 6 channel,16-bit AD converter chip 
AD7656 and a programmable logic device EP2S90F102.The K9W8G08U1M chip made in SAMSUNG is selected as 
storage unit, and FPGA controls the needed logic for FLASH and AD converter. At the end of data acquisition, the 
stored data can be transmitted to the host through the USB2.0 interface. Because of the importance of the power 
supply, the designs of power supply controller are given. 
© 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of Harbin University 
of Science and Technology 
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1. Introduction 
The storage systems of high speed and large capacity data acquisition is widely used in the 
aerospace, military, telecommunications and other fields, and with the actual needs of the development 
and application of the technology, Ultra high speed and high capacity feature have become the developing 
direction of the system, and semiconductor devices has become the main storage medium. The FLASH 
with the advantages of high reliability, low power consumption, long life, high capacity and adapting to 
the harsh environment, anti-vibration, anti-shock, high and low temperature properties has been 
developed rapidly[1]. 
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2. The basic idea of the design 
2.1. The basic block diagram of data collection and storage system 
First the multi-channel analog signal of the sensor input is conditioned and the analog signal is 
converted into the digital signal. Second achieve cycle collection under the control of the logic time 
sequence of control module FPGA. Last the data is transferred to mass storage module，After the data 
collection ends, the Host reads back the data through USB interface [2].Fig.1 shows the diagram of this 
system. 
Fig.1 The basic block diagram
2.2. Device selection 
ADC selection 
AD7656 is selected according to system requirements, which has six-channel and 16-bit 
simultaneous sampling. The highest of sampling frequency can be 250KHZ. When CONVST A, 
CONVST B, CONVST C pins are connected together, six-channel can simultaneous sampling. 
FLASH selection 
The K9W8G08U1M chip made in SAMSUNG is selected as storage module. The capacity of this 
chip is 4GB, it has 16384 data blocks totally, each data block contains 64 pages. The size of each Page is 
4K +128 B (free space of 128 bytes). The interface speeds of this Chip can be 40MHZ. The data storage 
contains two-stage which is data loading and page programming, the data loading time is short, but the 
page programming time is longer than data loading time. This is the main reason why the memory speed 
is limited. The data, address and command bus of this chip share the 8-bit I/O port, according to 
command and address latch signal, the port achieve time-multiplexed. The chip reading or writing data is 
based on the page, but when erasing data, it use block as a unit. 
FPGA selection 
To accommodate the high-speed mass storage control, EP2S90F1020 chip belonging to STRATIX  Ⅱ
series made in ALTERA Company is regarded as FPGA. The chip is based on SRAM which is the 
process of 1.2V, 90-nm, it has 72768 adaptive look-up tables and 90960 equivalent logic elements. The 
applicability of the adaptive logic module is used in the structure. The total of internal RAM is 
4520448bit. There are many configured combinations, and the chip supports a variety of single-ended and 
differential I/O standards. It also supports high-speed networking and communications bus standards. It 
has a wealth of clock resources. 
USB chip 
 EZ-USB FX2 CY7C68013 made in CYPRESS Company is chosen, USB2.0 transceiver module, 
SIE, enhanced 8051 microcontroller and programmable data interface is integrated in the internal of the 
chip.
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3. Design The Internal Control Module of FPGA 
FPGA is the center of the whole system control, which controls the data acquisition system, storage 
and subsequent data read back. Therefore, according to the role of FPGA and control needs in the system, 
it realizes to control the data acquisition module, FLASH memory module, data processing module 
(Integrated FIFO) and USB interface module within the FPGA. 
3.1. Design The Data Acquisition Module 
FPGA control devices send a start signal acquisition, that is /CS, CONVST and BUSY are effective, 
when BUSY is high, ADC starts sampling, when the sample is over, busy goes low, then it reads out six-
channel data in turn. The data is wrote in the FIFO which belongs to the inside integrated of FPGA 
through AD data output port. Fig.2 shows the diagram of AD and FPGA connection and AD timing 
simulation. 
               
Fig.2 (a) AD and FPGA connection diagram ;(b) AD timing simulation diagram. 
3.2. Design FLASH Control Module 
To adapt to the high-speed data storage, FLASH uses four parallel composition of the data bit which 
is 32-bit wide data storage unit, theoretically, this can be stored 4 times faster. Because the FLASH write 
operation is based on the page way, during the data transmission, first write the page register in FLASH, 
then the chip automatically transfer the entire page of data to the storage unit, the whole process of 
storage is divided into two phases: data loading and programming, loading stage needs a short time, and 
the programming phase is a long time without external control. Therefore, it may be possible to improve 
storage speed with the use of pipeline, there are eight lines, when the first storage unit loading data into 
the programming stage is completed, and then loads the data on the second level, in turn until the eighth 
grade, when the eighth loading data grade into the programming, the first grade has become over, and the 
next cycle begins again. The total storage module has a capacity of 64GB. Fig.3 shows the diagram of 
FLASH and FPGA connection and FLASH operation timing simulation. 
      
Fig.3 (a) FLASH and FPGA connection diagram; (b) FLASH operation timing simulation diagram. 
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3.3. FIFO is Integrated inside the FPGA 
FIFO is a first-in first-out data buffer，when the data input speed and output data rate does not 
match，FIFO can buffer the speed which does not match. Using FIFO is made up of RAM from the 
internal of FPGA, the data which is collected is written to the FIFO, and then import to FLASH. The 
basic process is that the data which is collected is inputted from port A, read out from port B, and then 
written in FLASH. In this process, it can adapt to match the speed of input and output date; it also can 
transform the difference between input data bits and output data bits. The operation of FIFO: When the 
writing signal is affected, the data is written into the port A of RAM. According to the difference between 
writing address and reading address, FIFO can send half-full or empty signal, when the half-full signal is 
sent, the read out data from port B is sent to FLASH, when the empty signal appears, port B stop reading 
data [3]. 
3.4.  The design of USB control module 
The USB chip is configured slave FIFO mode. When the data is transmitting, FIFO interacts with the 
outside device through the internal port of the USB chip. Therefore, that FPGA reads and writes data 
from USB is the same as FIFO. [4]. Fig.4 shows the diagram of USB and FPGA connection and USB 
operation timing simulation. 
          
Fig.4 (a) USB and FPGA connection chart; (b) USB reading module timing simulation chart. 
3.5. The design of power supply module 
Power supply module is the fundamental part of whole system, it provides the power for other parts. 
There are a lot of chips in this system, and the requirement voltage is different for each module, Such as 
+5 V,-5V, 3.3V, 2.5V, 1.2V. And all chips we used are not only digital circuit chip, but also analog 
circuit chip, so the requirement of power is also different. There are two main kinds of power we often 
used: one is linear power supply, the other is switching power supply. Both of them have advantages and 
disadvantages. The noise of linear power supply is low and the efficiency is low, the noise of switching 
power supply is loud and the efficiency is high. In the course of work, analog devices is sensitive to noise, 
so linear power supply is chosen, but digital devices have high tolerance for noise and high power 
consuming, so switching power supply is chosen for digital devices [5], Fig.4 (a) shows the diagram of  
power supply module. We take the reference voltage power supply of ADC as an example to introduce 
the power selection in brie. Because ADC7656 is a kind of device which is sensitive to noise, so ADR441 
is chose, for linear power supply module, the output voltage of ADR441 is 2.5V and it has low noise, 
high accuracy, and low temperature drift performance. The ADR441 requires a 0.1µF capacitor on the 
input and the output for stability，a 10µF capacitor used can help with the transient performance of the 
input voltage [6]. Fig.4 (b) shows the diagram of reference power supply. 
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Fig.5 (a) Power supply module chart； (b) Reference power supply design chart. 
4. Conclusion 
We introduce the components of system in detail. Using FPGA to control the entire work process 
and complete the data collection, processing, storage and read-back. The characteristic of online 
programming of FPGA can expand the system. It can not only complete data collection, read-back, mass 
storage, but also has high precision and stability in practice. 
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